FPGA FUNDAMENTALS SERIES 1

Uncategorized
Wishlist Share

About Course

  1. Section 1: FPGA architecture and fundamentals, covering LUTs, flip-flops, block RAM, DSP blocks, and FPGA vs ASIC flow.
  2. Section 2: Verilog for FPGA, covering synthesizable coding, modules, testbenches, and avoiding latches.
  3. Section 3: Sequential and combinational design, covering counters, FSMs, muxes, adders, and how they map to FPGA fabric.
  4. Section 4: Vivado constraints and board files, covering XDC, synthesis, implementation, and bitstream generation.
  5. Section 5: FPGA interfaces, covering LEDs, switches, displays, serial communication, and peripheral handshakes.

What Will You Learn?

  • * Understand FPGA architecture and write synthesizable Verilog, from combinational and sequential circuits to FSMs and testbenches.
  • * Use Vivado to apply constraints, generate bitstreams, and build hands-on projects with LEDs, switches, displays, and UART on the Zybo board.

Course Content

FPGA Architecture and Fundamentals
LUTs, flip-flops, slices, routing, block RAM, DSP blocks, clocking resources, and FPGA vs ASIC design flow.

  • What is an FPGA? Overview and Applications
  • LUTs, Flip-Flops, and Slices
  • Routing and Interconnect
  • Block RAM and DSP Blocks
  • Clocking Resources
  • FPGA vs ASIC Design Flow

Verilog for FPGA
Synthesizable coding style, modules and parameters, testbenches, simulation, and avoiding latches and common pitfalls.

Sequential and Combinational FPGA Design
Counters, shift registers, FSMs, multiplexers, adders, encoders and decoders, and how they map onto FPGA fabric.

Vivado Constraints and Board Files
Interfacing with LEDs, switches, buttons and displays, serial communication basics, and peripheral handshakes.

Hands-On Mini Projects on the Zybo Board
Build, program, and test small designs end to end on the Zybo board.

Subscribe

All Access Membership

Dictum enim vel in consectetur arcu nunc habitasse mattis vitae accumsan, etiam ultrices eget non tincidunt.

Subscribe & Save